

RUTGERS UNIVERSITY  
Department of Electrical and Computer Engineering  
16:332:574 CAD Digital VLSI Design  
Assignment III  
Assigned: October 3, 2007  
Due October 17, 2007

**Reading Assignment:** In Chapter 3: Sections 3.1, 3.2, and 3.3; all of Chapter 4. Concentrate on Section 3.3 – Lambda-based n-well rules.


If you do not know how to design NOR and NAND latches, please read *Digital Design Principles and Practices*, by John F. Wakerly, Publisher Prentice-Hall, 1990, pages 349-360 and 363-364. If you are unfamiliar with nMOS design, please review the VLSI Course lecture notes. nMOS design material can also be found in the obsolete book *Introduction to VLSI Systems*, by C. Mead and L. Conway, Publisher Addison-Wesley, 1980, pages 5-6 and 15-17.

NO COLLABORATION IS PERMITTED ON THIS ASSIGNMENT. YOUR WORK MUST BE YOUR OWN. YOU WILL BE SEVERELY PENALIZED FOR LOGIC CIRCUIT ERRORS. POINTS WILL BE DEDUCTED FOR EACH LAYOUT OR STICKS DESIGN RULE VIOLATION. NON-RECTANGULAR LAYOUTS AND LAYOUTS THAT WASTE AREA WILL LOSE ADDITIONAL POINTS.

1. Read the sections of the manual describing the Cadence layout editor and simulator tutorials. Log into a Sun work station in one of the CAD labs and do both tutorials. Then, read the rest of the material on the Cadence layout tool.

Problems to be handed in:

1. (**CMOS NOR Latch Logic Schematic Entry.**) Consider the following latch:  
Draw a CMOS logic circuit diagram (using the Cadence schematic editor tool) for the Static CMOS NOR D Latch.
2. (**CMOS Latch Logic Simulation.**) Simulate the NOR latch logic schematic at the logic level with the logic simulator. Perform exhaustive logic simulation for all values of the inputs *LOAD*, *D*, *MS*, *MC*, and *CLOCK* using the simulator and turn in logic timing diagrams for the NOR latch produced by the logic simulator. If your latch does not simulate correctly, redesign it to fix it.
3. (**CMOS Latch Transistor Schematic Entry.**) Draw a CMOS transistor circuit diagram (using the Cadence schematic editor) for the Static CMOS NOR D Latch (use the transistor realizations of ordinary CMOS gates). Assume that each p transistor can have a W/L ratio of



$6 \lambda$  to  $2 \lambda$ . Assume that each n transistor can have a W/L ratio of  $3 \lambda$  to  $2 \lambda$ . Provide inverters if you need the opposite polarity of any circuit signal. Perform any logic optimization on the latch logic that you deem advisable before creating the transistor-level latch schematic.

4. (**CMOS Latch Transistor Simulation.**) Simulate the NOR latch logic schematic at the transistor level with the Cadence simulator. Perform exhaustive logic simulation for all values of the inputs *LOAD*, *D*, *MC*, *MS*, and *CLOCK* using the simulator and turn in logic and switch level timing diagrams for the NOR latch produced by the simulator. If your latch does not simulate correctly, redesign it to fix it.
5. (**CMOS NAND Latch Transistor Schematic Entry.**) Draw a CMOS logic gate diagram on paper for the NAND form of latch (use the same assumptions as above). In this form, the two output NOR gates in the above schematic are replaced with NAND gates. Pay attention to the polarity level of logic signals (some of them change from the NOR version of the latch, in particular *LOAD*, *MC*, and *MS*) and make sure that you label signal polarities correctly. Then, draw the CMOS transistor circuit diagram for the NAND latch (using the Cadence schematic editor).
6. (**CMOS NAND Latch Transistor Simulation.**) Simulate the NAND latch logic schematic at the transistor level with the logic simulator. Perform exhaustive logic simulation for all values of the inputs *LOAD*, *D*, *MC*, *MS*, and *CLOCK* using the logic simulator and turn in the switch level timing diagram for the NAND latch produced by the simulator. If your latch does not simulate correctly, redesign it to fix it.
7. (**CMOS Static Inverter Loop Latch.**) Redesign the above latching circuit to use a static inverter loop with appropriate CMOS transmission gates. Enter the transistor switch-level schematic for the latch into the Cadence schematic editor, using the same conventions as before, assuming that the *LOAD* signal is available in dual-rail logic (both *LOAD* and */LOAD* are available). This will allow you to use CMOS transmission gates. However, only *CLOCK* is available, so if you need */CLOCK*, you must include the inverter to generate it. Implement only the */MC* function to asynchronously clear the latch, and not the */MS* function. The slash in front of a signal means that it is active low. Strive for the absolute minimum-area layout. Turn in the transistor schematic from the Cadence schematic editor and the transistor level timing diagram from the logic simulator.

8. (**Inverter Loop Latch Sticks Diagram.**) Draw a minimal area sticks diagram of the Static Inverter Loop Latch. Implement only the  $/MC$  function, and not the  $/MS$  function.
9. (**Static CMOS Layout Using Layout Editor.**) Draw a full n-well CMOS layout (yes, the actual IC layout) for the static inverter loop version of the latch using the  $\lambda$  design rules appearing in the back fly-leaf of Weste and Harris using the Cadence layout editor. The  $\lambda$  design rules are fully described in Section 3.3 of the book. We are using the TSMC  $0.18\mu m$  feature size process, which has 6 metal layers. Use these color conventions (which should be enforced by the Cadence layout editor):

n+ Region: Green crosshatched	p+ Region: Yellow crosshatched
n-well: Green hatched	Polysilicon: Red crosshatched
n select: Green outlined	p select: yellow outlined
Metal1: Blue hatched	Metal2: Purple crosshatched
Metal3: Light Blue hatched	Metal4: White dotted
Metal5: Light Blue dotted	Contact cut: Brown dotted
Metal6:	via: Purple crosshatched
via2: Light Blue crosshatched	via3: White crosshatched
via4: Dark Blue crosshatched	via5:
overglassing: Grey lined	

Assume that contacts can be made to the Metal2 layer only from the Metal1 layer, and that these contacts cannot lie on top of any other contact. The Metal2 layer must be  $3\lambda$  units wide and spaced from other Metal2 geometry by  $4\lambda$ , whereas the Metal1 layer must be  $3\lambda$  units wide and spaced from other Metal1 geometry by  $3\lambda$ . The Metal2-Metal1 contact has a  $2\lambda \times 2\lambda$  contact cut, with both Metal1 and Metal2 overlapping the cut by  $1\lambda$ . Similarly, assume that contacts can be made to the Metal3 layer only from the Metal2 layer, and that these contacts cannot lie on top of any other contact. The Metal3 layer must be  $3\lambda$  units wide and spaced from other Metal3 geometry by  $3\lambda$ . The Metal3-Metal2 contact has a  $2\lambda \times 2\lambda$  contact cut, with both Metal1 and Metal2 overlapping the cut by  $2\lambda$ . A  $1\lambda$  space must be provided between any Metal2-Metal1 contact and any other contact or between any Metal3-Metal2 contact and any other contact. Leave out overglassing. You will be marked off for each design rule violation. Strive for the absolute minimum-area layout. Do not forget to include substrate  $V_{SS}$  contacts, and n-well  $V_{DD}$  connections using the correct contact structures shown in the book. The Cadence layout editor should correctly insert n-wells, n+ and p+ regions for you into the layout, but you must supply substrate and  $V_{SS}$  contacts and you must ensure that every n-well is anchored at  $V_{DD}$ . The Cadence layout editor provides a color layout printing facility. Plot your final, CORRECT layout on the color laser printer known as c633gn. However, please only do this for the very final layout. No credit will be given for hand-plotted layouts. Save the schematic, switch-level schematic, and layout files in your directories. Perform analog circuit simulation on the analog circuit extracted from your Cadence layout using the analog simulator. Route signals  $D$ ,  $Q$ ,  $\overline{Q}$ ,  $CLOCK$ ,  $LOAD$ ,  $V_{SS}$ ,  $/MC$ , and  $V_{DD}$  to the edge of the cell, or credit will be taken off. Also, the  $D$  and  $Q$  signals should be at the same position and layer, but  $D$  is on the left side of the cell and  $Q$  is on the right side. The  $LOAD$ ,  $CLOCK$ ,  $V_{SS}$ , and  $V_{DD}$  signals must route straight through the cell on a single wire. Turn in a color layout plotted by the layout editor and an analog circuit simulation timing diagram from the analog simulator.

10. (**Master-Slave Static CMOS Flip-Flop Layout.**) Draw a full-custom CMOS Layout using the Cadence layout editor. Note that the clock line for the second slave stage must be driven by  $\overline{CLOCK}$ , so you must include an inverter for  $CLOCK$  or wire  $\overline{CLOCK}$  between the two stages. Please include a  $/MC$  signal (not a  $/MS$  signal) that will asynchronously set both master and slave to logic 0. You must also correctly wire the layout so that the  $/MC$  line correctly clears the slave and master stages. Please create this layout by putting down two instances of the inverter-loop latch next to each other, with appropriate logic and wiring. Simulate your design at the analog level with the analog simulator. Turn in a color layout plotted by the layout editor and an analog circuit simulation timing diagram from the analog simulator. No credit will be given unless the layout consists of two instances of the inverter latch cell.
  
11. (**Static nMOS Transistor Latch.**) Redesign the CMOS latching circuit to be an nMOS latching circuit. Include the  $/MC$  signal. Draw a transistor circuit diagram (not a layout) by hand, and assume that the circuit will behave correctly if you make the  $K_n$  ratio for the pulldown transistor n-block is 4 times greater than the  $K_n$  ratio for a pullup transistor depletion n-block. Do this by lengthening the pullup transistor, NOT by widening the pulldown transistor. Don't forget that in the n-tree, two transistors in series produce half as strong an n-tree, and two transistors in parallel produce twice as strong an n-tree, so you must adjust the pullup device accordingly. Label all transistor sizes in the diagram, and show the correct gate connections for the pullup transistors. Do not bother to simulate this design.